<?xml version="1.0" encoding="UTF-8" ?>
<modsCollection xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.loc.gov/mods/v3" xmlns:slims="http://slims.web.id" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-3.xsd">
<mods version="3.3" ID="2751">
<titleInfo>
<title>Advanced digital design with the verilog HDL</title>
</titleInfo>
<name type="Personal Name" authority="">
<namePart>Michael D. Ciletti</namePart>
<role><roleTerm type="text">Additional Author</roleTerm></role>
</name>
<typeOfResource manuscript="yes" collection="yes">mixed material</typeOfResource>
<genre authority="marcgt">bibliography</genre>
<originInfo>
<place><placeTerm type="text"></placeTerm></place>
<publisher>Pearson</publisher>
<dateIssued>2011</dateIssued>
<issuance>monographic</issuance>
<edition></edition>
</originInfo>
<language>
<languageTerm type="code">en</languageTerm>
<languageTerm type="text">Inggris</languageTerm>
</language>
<physicalDescription>
<form authority="gmd">Textbook</form>
<extent>983 hal, ilus, index, 25 cm</extent>
</physicalDescription>
<note>Advanced Digital Design with the Verilog HDL, 2e, is ideal for an advanced course in digital design for seniors and first-year graduate students in electrical engineering, computer engineering, and computer science.

This book builds on the student's background from a first course in logic design and focuses on developing, verifying, and synthesizing designs of digital circuits. The Verilog language is introduced in an integrated, but selective manner, only as needed to support design examples (includes appendices for additional language details). It addresses the design of several important circuits used in computer systems, digital signal processing, image processing, and other applications.</note>
<classification>621.3</classification><identifier type="isbn">0132465574</identifier><location>
<physicalLocation>UPA PERPUSTAKAAN POLITEKNIK PERKAPALAN NEGERI SURABAYA Politeknik Perkapalan Negeri Surabaya</physicalLocation>
<shelfLocator>621.3 Cil a</shelfLocator>
<holdingSimple>
<copyInformation>
<numerationAndChronology type="1">310012009011039</numerationAndChronology>
<sublocation>My Library (Rak F 5/831)</sublocation>
<shelfLocator>621.3 Cil a</shelfLocator>
</copyInformation>
<copyInformation>
<numerationAndChronology type="1">310012009011038</numerationAndChronology>
<sublocation>My Library (Rak F 5/832)</sublocation>
<shelfLocator>621.3 Cil a</shelfLocator>
</copyInformation>
<copyInformation>
<numerationAndChronology type="1">310012009011037</numerationAndChronology>
<sublocation>My Library (Rak F 5/833)</sublocation>
<shelfLocator>621.3 Cil a</shelfLocator>
</copyInformation>
<copyInformation>
<numerationAndChronology type="1">310012009010945</numerationAndChronology>
<sublocation>My Library (Lemari 12/541)</sublocation>
<shelfLocator>621.3 Cil a</shelfLocator>
</copyInformation>
</holdingSimple>
</location>
<slims:image>adv.jpg.jpg</slims:image>
<recordInfo>
<recordIdentifier>2751</recordIdentifier>
<recordCreationDate encoding="w3cdtf">2018-03-27 11:32:47</recordCreationDate>
<recordChangeDate encoding="w3cdtf">2019-11-05 09:16:53</recordChangeDate>
<recordOrigin>machine generated</recordOrigin>
</recordInfo></mods></modsCollection>